Tutorialspoint

MEGA SKILL MARATHON | FLAT 10% OFF | Use: MEGA10

RTL to GDSII: Open Source Tools & Hands-On Experience

person icon AK APT LOGICS

4.3

RTL to GDSII: Open Source Tools & Hands-On Experience

Learn complete RRTL to GDSII flow using OpenLane, Sky130 PDK, and open-source VLSI tools with hands-on projects

updated on icon Updated on Apr, 2026

language icon Language - English

person icon AK APT LOGICS

category icon IT and Software ,Hardware,Electronics

Lectures -9

Duration -2 hours

Lifetime Access

4.3

price-loader

Lifetime Access

30-days Money-Back Guarantee

Training 5 or more people ?

Get your team access to 10000+ top Tutorials Point courses anytime, anywhere.

Course Description

This course provides a complete hands-on journey through the RTL to GDSII flow using open-source tools, making it ideal for students and engineers who want to learn ASIC design without expensive licenses.
You will learn how to transform a digital design written in Verilog into a fabrication-ready GDSII layout using industry-relevant open-source tools like OpenLane, OpenROAD, Yosys, Magic, and Sky130 PDK.
OpenLane is a fully automated flow that integrates multiple tools and performs the entire ASIC design process from RTL to final layout generation .
Throughout the course, you will:
  • Install and configure all required tools
  • Understand each stage of physical design
  • Run complete RTL → GDSII flow
  • Analyze timing, area, and layout
  • Work on real design examples
By the end of this course, you will have a strong foundation in ASIC physical design and open-source EDA tools.

Goals

  • Understand complete RTL to GDSII flow
  • Install and configure OpenLane and Sky130 PDK
  • Learn synthesis using Yosys
  • Perform floorplanning and power planning
  • Understand placement and routing
  • Learn Clock Tree Synthesis (CTS)
  • Perform Static Timing Analysis (STA)
  • Understand DRC, LVS verification using Magic/Netgen
  • Generate final GDSII layout
  • Analyze reports (timing, power, area)
  • Build real ASIC design flow project 

Prerequisites

  • Basic knowledge of Digital Electronics
  • Basic Verilog HDL knowledge (recommended)
  • Basic Linux commands
  • Interest in VLSI / ASIC design
RTL to GDSII: Open Source Tools & Hands-On Experience

Curriculum

Check out the detailed breakdown of what’s inside the course

RTL to GDSII Tools Installation

9 Lectures
  • play icon Installation of Oracle Virtual Box 02:56 02:56
  • play icon Installation of Linux Ubuntu file 02:10 02:10
  • play icon Setting up the Virtual Box 07:15 07:15
  • play icon Setting the Linux Environment Ready 39:22 39:22
  • play icon Linux Environment is Completely Ready 07:03 07:03
  • play icon Increasing the Windows size of Linux Virtual Machine 27:42 27:42
  • play icon Cloning the Vsdflow from Github and Installing the tools required 28:07 28:07
  • play icon Installing Klayout and Cloning the OpenTimer Folder 07:10 07:10
  • play icon Installing the OpenTimer and Some other required tools 24:53 24:53

Instructor Details

user profile image

AK APT LOGICS

Course Certificate

Use your certificate to make a career change or to advance in your current career.

sample Tutorialspoint certificate

Our students work
with the Best

Related Video Courses

View More

Annual Membership

Become a valued member of Tutorials Point and enjoy unlimited access to our vast library of top-rated Video Courses

Subscribe now
Annual Membership

Online Certifications

Master prominent technologies at full length and become a valued certified professional.

Explore Now
Online Certifications

Talk to us

1800-202-0515